


Figure 1






FIG. 2




FIG. 3




FIG. 4

✓ S02

Pending (temporary) bindings

MN ID (e.g., IP address)	NAI S04	HAn (e.g., IP address)	S04	FA address	S08
--------------------------	---------	------------------------	-----	------------	-----

FIG. 5A

✓ S10

Permanent bindings

MN ID (e.g., IP addr)	NAI S12	HAn (e.g., IP addr)	S14	Reg. lifetime	S18	FA address	S18
-----------------------	---------	---------------------	-----	---------------	-----	------------	-----

FIG. 5B




FIG. 6




FIG. 7

The diagram illustrates a system architecture. On the left, a stack of components is labeled 1560, which includes a MEMORY block (1561) and a PROCESSOR(S) block (1562). A line labeled 1555 connects this stack to a central horizontal bus. Above the bus, there is a MEMORY block (1565) and a block labeled 1567. On the right side of the bus, there is a large block labeled 1568, which contains an INTERFACE(S) block. A line labeled 1559 connects the interface block to a stack of components labeled 1570. This stack includes a Line Card(s) block, which contains Registers and EEPROM blocks. A line labeled 1572 connects the Registers to the interface block, and a line labeled 1574 connects the EEPROM to the interface block. A line labeled 1553 connects the interface block to the Line Card(s) block.

[Handwritten signature]